JFSA

Journal of Futuristic Sciences and Applications
Vol. 6(2), Jul-Dec 2023, pp. 6-13
doi: 10.51976/jfsa.622302
www.gla.ac.in/journals/jfsa

Efficiency Analysis of Voltage Differential and Charge Transfer Sense Amplifiers in Six-Transistor Single-Bit SRAM Architectures

*Sanjay Soni**

ABSTRACT

Specifically, memory architectures for single-bit caches are the focus of this research project. In order to investigate a six-transistor static random-access memory, voltage differential sense amplifiers and charge transfer differential sense amplifiers make use of their respective capabilities. It has been demonstrated that the voltage differential sensing amplifier is the one that consumes the least amount of power in a static random-access memory that is composed of six transistors and a single bit.

Keywords: *System; VLSI; Memory; Architecture; Circuit.*

1.0 Introduction

As the VLSI industry continues to expand, batteries and systems that are built in are becoming increasingly important. As a result of the memory cache's significance in the design of memory, it occupies sixty to seventy percent of the surface area of the chip [1,2]. The speed of the central processing unit (CPU) decreases as more chips are added to it. There is an increase in the number of single-chip failures for every million additional transistors. Now, the group that is working on the development of VLSI systems has access to a memory circuit that slowly transfers data while consuming very little power. This project revolves around the sensory amplifier as its primary design element. At the moment, cache memories take up more than half of the transistors in high-performance microprocessors, and it is anticipated that this percentage will continue to rise [3,4]. STSRAMC stock is frequently used to replace these chips because of its performance in challenging environments with a lot of background noise. It was decided to take into consideration a number of powerful central processing units (CPUs) that had low power requirements. One of the most ideal memory devices is the STSRAMC [5-7], which is characterized by its compact size and sufficient number of memory cells. If we have machinery that is both faster and more powerful, then our work will be more productive. Every single high-frequency STSRAMC memory block necessitates the presence of SA, which is an essential component. Memory access times and power consumption are both directly impacted by the SA configuration. In order for a system to be able to store data in memory, SA must be present. The SA is able to conserve energy because it reduces the distance that exists between the logic circuit and the memory cells [8–10].

2.0 Single Bit Cache Memory Design

Figures 1 and 2 display the design and schematics for one-bit cache memory. Components of the Single Bit Architecture Cache Memory Design include SA, WDC, and STSRAMC.

**Associate Professor, Industrial Production, Jabalpur Engineering College, Jabalpur, Madhya Pradesh, India (E-mail: soni563@yahoo.com)*

Figure 1: Schematic Presentation of the Single-Bit STSRAMC VDSA Architecture



Figure 2: STSRAMC CTDSA Circuit with a Single Bit Size



Journal of Futuristic Sciences and Applications, Volume 6, Issue 2, Jul-Dec 2023
Doi: 10.51976/jfsa.622302

2.1 WDC

The WDC is illustrated in Figure 3. Once the write margin of the STSRAMC has been reached, the pre-charging processes will eventually exhaust the bit lines. As a result of write enable (WE) signals, the bit line moves from the pre-charge level to the ground potential when the WDC is activated. Each of the PMOS and NMOS have their own unique numbering schemes in the WDC, which are denoted by the letters NM1, NM2, NM3, NM4, and NM5. It is possible to reduce the pre-charge levels of BTL and BTLBAR. In accordance with the information that has been obtained, one of the transistors might be PM1 or NM1.

Figure 3: WDC Schematic



2.2 STSRAMC working and schematic

Applications requiring low voltage and power will benefit from its utilization. It is easier to test when using bistable latching since each bit remains in its circuit.

Figure 4: STSRAMC Schematic



Figure 4 depicts the STSRAMC circuit, which consists of two two-position pull-up transistors (PM6 and PM7) and two two-position pull-down transistors (PM7 and PM8). More noise is generated as the number of bit lines increases. The magnitude of the output voltage variation is used to calculate the output voltage of differential circuits. An integer between zero and one is retained so long as the power is present. The efficiency of the STSRAMC design is dependent on the transistor size.

2.3 Sense Amplifier's (SA) working

The SA improves the minor analog voltage differential between read-access bit lines. The output is digital and single-ended. Bit lines that are longer and wider use more energy and take longer to clean.

2.3.1 VDSA

Everything users need to get started with differential sensing is in a small package. Single-ended inputs and outputs are necessary for differential amplifiers that operate at low signal levels [11]. The noise that makes an amplifier inefficient can be reduced while the difference between two signals can be increased. In memory, a basic differential voltage amplifier is used. These have a significant counterbalance in terms of electricity use. Figure 5 shows a picture of the VDSA.

Figure 5: VDSA Schematic



2.3.2 Architectural and Operation of CTDSA

Through the use of low-capacity amplifier output nodes, a charge is transferred from high-capacity bit lines and distributed throughout the CTDSA [12,13].

Journal of Futuristic Sciences and Applications, Volume 6, Issue 2, Jul-Dec 2023
Doi: 10.51976/jfsa.622302

Figure 6: CTDSA Schematic



Figure 6 shows that CTDSA uses less energy and has a smaller voltage swing compared to bit lines. The electricity required stays the same even when the processing speed is raised. If this little capacitive element makes the capacitive element's voltage vary more wildly, the voltage might increase.

3.0 Evaluation of Findings and Discussion

Figure 7 displays the results produced by the WDC. There are four wires that both exit and enter, in addition to the article (WE, Bit, BTL, and BTLBAR).

Figure 7: WDC Output Waveform



The waveform was produced by the STSRAMC when holding and writing, as seen in Figure 8.

Figure 8: STSRAMC O/P



Figure 9: VDSA O/P



Figure 10: CTDSA Output Waveform



Doi: 10.51976/jfsa.622302

The VDSA and CTDSA read methods use SAEN=high, and WL=high read parameters, as illustrated in Figures 9 and 10.

Table 1: Comparison of Single Bit STSRAMC and Design of VDSA Parameters

S. No.	Specifications	Topology for Single-Bit STSRAMC VDSA		
		Dealy in Sensing	Number of Transistors	Consumption of Power
1.	R=42.3Ω	23.23ηs	34	22.52μW
2.	R=42.3KΩ	23.23ηs	34	20.63μW

Resistance does not impact a circuit's size, effectiveness, or speed, as illustrated in Tables 1 and 2. With this equation, power consumption and resistance are inversely related.

Table 2: Comparison of Single Bit STSRAMC and CTDSA Architecture Parameters

S. No.	Parameters	Single Bit STSRAMC CTDSA Architecture		
		Sensor latency	Transistor count	Electricity Usage
1.	R=42.3Ω	23.23 ηs	40	52.85μW
2.	R=42.3KΩ	23.23 ηs	40	50.56μW

4.0 Conclusion

This study looks at different resistance values (R) and other features like sensing delay, transistor count, and power consumption to evaluate the performance of various SAs, including voltage differential sense amplifiers and charge transfer differential sense amplifiers.

References

[1] Verma, Naveen, and Anantha P. Chandrakasan. "A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy." 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. IEEE, 2007.

[2] Verma, Naveen, and Anantha P. Chandrakasan. "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy." IEEE Journal of Solid-State Circuits 43.1 (2008): 141-149.

[3] Sinha, Manoj, et al. "High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM." IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. IEEE, 2003.

[4] Do, Anh-Tuan et al. "Design and sensitivity analysis of a new current-mode sense amplifier for low-power SRAM." IEEE transactions on extensive scale integration (VLSI) systems 19.2 (2009): 196-204.

[5] Seevinck, Evert, Petrus J. van Beers, and Hans Ontrop. "Current-mode techniques for high-speed VLSI circuits with application to a current sense amplifier for CMOS SRAMs." IEEE Journal of Solid-State Circuits 26.4 (1991): 525-536.

[6] Chow, Hwang-Cherng, and Shu-Hsien Chang. "High-performance sense amplifier circuit for low power SRAM applications." 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512). Vol. 2. IEEE, 2004.

[7] Abu-Rahma, Mohamed H., et al. "Characterization of SRAM sense amplifier input offset for yield prediction in 28nm CMOS." 2011 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 2011.

[8] Agbo, Innocent, et al. "Integral impact of BTI, PVT variation, and workload on SRAM sense amplifier." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 25.4 (2017): 1444-1454.

[9] Kobayashi, Tsuguo, et al. "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture." IEICE transactions on electronics 76.5 (1993): 863-867.

[10] Wicht, Bernhard, Thomas Nirschl, and Doris Schmitt-Landsiedel. "Yield and speed optimization of a latch-type voltage sense amplifier." IEEE Journal of Solid-State Circuits 39.7 (2004): 1148-1158.

[11] Agrawal, Reeya, and Vinay Kumar Tomar. "Analysis of Low Power Reduction Techniques on Cache (SRAM) Memory." 2018 9th International Conference on Computing, Communication, and Networking Technologies (ICCCNT). IEEE, 2018.

[12] Agrawal, Reeya, and V. K. Tomar. "Implementation and Analysis of Low Power Reduction Techniques in Sense Amplifier." 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA). IEEE, 2018.

[13] Agrawal, Reeya, and V. K. Tomar. "Analysis of Cache (SRAM) Memory for Core i™ 7 Processor." 2018 9th International Conference on Computing, Communication, and Networking Technologies (ICCCNT). IEEE, 2018.