

Design and Analysis of Single Bit Cache Memory Architecture

Shailendra Dwivedi* and Anurag Shrivastava**

ABSTRACT

Today's computer environment places a high value on energy efficiency, making cache memory design and optimization crucial. Cache memory is designed to decrease data access latency and enhance system performance by acting as a high-speed buffer between the processor and main memory. Traditional cache designs, on the other hand, can have large power consumption, which is undesirable in systems with tight power limits or in devices that run on batteries. This work investigates six-transistor static RAM cells with voltage latch sensing amplifiers. The cache memory design for the single-bit architecture has been studied at different resistance values. The stability of the design was assessed using Monte Carlo simulation and Process Corner simulation. As the resistance value increases, a single-bit static random access memory cell latch sensing amplifier architecture consumes less energy.

Keywords: Voltage latch sense amplifier (VLSA), write driver circuit (WDC), latchsense amplifier (LSA), six transistors static random-access memory (STSRAM).

1.0 Introduction

The three primary types of computer memory in use today are basic memory, cache memory, and register data [1-3]. Large-scale integrated circuits, or STSRAM technology, are frequently used by businesses to speed up procedures. Structured random-access memory (SRAM), a crucial memory component for processing data, typically makes up cache memory. This is an important factor to consider while considering STSRAM's potential growth. Even when the power is down, STSTRAM enables anyone with physical access to the device to view the data [4-7]. Due to its connection to the data line in a STSRAM, the LSA is frequently disregarded. LSA monitors the voltage on each bit line, and the total voltage swing as each bit line is read. Swing voltage cannot be used to record or measure data. It will store "0" or "1" in place of "0" or "1." As the VLSI industry grows, embedded systems and battery-powered mobile devices are taking on more significance [8-10]. Cache memory takes up between 60 and 70 percent of the chip's area in a single-bit architecture. When the number of chips in use rises quickly, CPU speed falls [8-10]. The business world is creating a low-speed, low-power memory circuit to keep up with VLSI's developments. A million transistors can alter a single device's failure rate. It is anticipated that cache memory in high-performance microprocessors will increase until it uses more than half the transistors. Due to its great dependability and stability, STSRAM is frequently used for on-chip storage in noisy situations. Since all SRAMC cells are the same size, the system can use any of them. It is common practice to estimate a system's time and power requirements using the LSA setup [11-14].


*Corresponding author; Professor, Department of Mechanical Engineering, LNCT University, Bhopal, Madhya Pradesh, India (E-mail: shailendrakdwivedi@gmail.com)

**Assistant Professor, Department of Mechanical Engineering, SR Institute of Management and Technology, Lucknow, Uttar Pradesh, India (E-mail: onuda@rediffmail.com)

2.0 Design of Cache Memory for Single Bit Architecture

Here, designers discussed the cache memory’s single-bit design in Figure 1. WDC, STSRAM, and LSA are workable solutions in a single-bit cache memory architecture.

Figure 1: Design of Cache Memory for Single Bit Architecture



2.1 Circuit of write driver

It is dependable and a great option for tasks needing low voltage and power. A two-way latch is used to store each bit in a circuit [15,16].

Figure 2: Write Driver Circuit Schematic





Figure 2 depicts the NM3 and NM4 driving transistors for a STSRAM cell. One of the transistors in this circuit is the driving transistor. These bit lines widen the noise margin. Researchers can calculate how much voltage can fluctuate by using a differential circuit. As long as the present

power cycle lasts, the logical state won't change. The DRAMC should not be refilled at this time [17]. When creating a STSRAM, the transistor's size is crucial.

2.2 Six transistor static random-access memory cell

It's perfect for jobs that don't call for a lot of power or voltage. A circuit that can latch in both directions is used to store each bit. The STSRAM cell in Figure 3 has two pull-ups, two drivers, and two pull-downs [18-20]. These bit lines widen the noise margin. A differential circuit can be used to compute the voltage swings that can be measured. The logical state of this power cycle is either 0 or 1. The DRAMC does not, however, need to be changed as a result of this. When designing a STSRAM, the size of the transistors is crucial [21].


Figure 3: Six Transistor Static Random Access Memory Cell Schematic



2.3 Voltage latch sense amplifier

Figure 4 depicts the schematics for the voltage latch detecting amplifier in this instance. In this design, the nodes are charged in advance via bit-lines.

Figure 4: Schematics of Voltage Latch Sense Amplifier



The circuit's building blocks, the nodes, manage the input bit lines. When the word line is lifted, the amplifier sensor fires, but PM8 and PM9 are not engaged. The voltage differential impacts the random bit voltage in the internal nodes of the LSA between the bit lines. When the LSA SAEN signal is claimed, the greater voltage difference between inverters boosts maximum swing power [22–25].

3.0 Result Analysis

Figure 5 depicts a simulation of the cache memory using a single-bit design. Figure 6 displays the outcomes of a Monte Carlo simulation of the cache memory setup for a single-bit architecture.

Figure 5: Output Waveform of VLSA




Figure 6: Process Corner Simulation




Figure 7: Monte Carlo Simulation




Table: 1 shows that when resistance increases, power consumption falls.

Table 1: Analysis of Single Bit SRAMC VLSA Design’s Different Parameters

S. No.	Parameters	Delay in Sensing	Number of Transistors	Consumption of Power
1.	R=42.3Ω	25.78ns	30	40.21μW
2.	R=42.3KΩ	25.78ns	30	20.89μW

4.0 Conclusion

Cache memory is designed to decrease data access latency and enhance system performance by acting as a high-speed buffer between the processor and main memory. The purpose of this study is to investigate the design principles, benefits, and potential drawbacks of single-bit architecture in low-power cache memory systems. By understanding the complexity of this design philosophy, we may look into ways to make computing systems more energy-efficient without compromising performance. The different resistance levels of the single-bit cache memory structure are used to investigate these architectural elements. Monte Carlo and corner simulation have also been used to analyze the cache memory design for a single-bit architectural process. According to a study, single-bit cache memory consumes more power as resistance rises. In the future, this work might benefit from the use of arrays.

References

- [1] Ford, Simon Andrew, and Alastair Reid. “Monitoring values of signals within an integrated circuit.” U.S. Patent 8,185,724, issued May 22, 2012.

- [2] Ruan, Shanq-Jang, Chi-Yu Wu, and Jui-Yuan Hsieh. “Low power design of precomputation-based content-addressable memory.” *IEEE transactions on very large scale integration (vlsi) systems* 16, no. 3 (2008): 331-335.
- [3] Ghosh, Mrinmoy, Emre Özer, and Stuart David Biles. “Cache miss detection in a data processing apparatus.” U.S. Patent 8,099,556, issued January 17, 2012.
- [4] Sandeep, R., Narayan T. Deshpande, and A. R. Aswatha. “Design and analysis of a new loadless 4T SRAM cell in deep submicron CMOS technologies.” In *2009 Second International Conference on Emerging Trends in Engineering & Technology*, pp. 155-161. IEEE, 2009.
- [5] Sandeep, R., Narayan T. Deshpande, and A. R. Aswatha. “Design and analysis of a new loadless 4T SRAM cell in deep submicron CMOS technologies.” In *2009 Second International Conference on Emerging Trends in Engineering & Technology*, pp. 155-161. IEEE, 2009.
- [6] Wydaeghe, Bart, Kurt Verschaeve, Bart Michiels, I. Van Bamme, Evert Arckens, and Viviane Jonckers. “Building an OMT-editor using design patterns: An experience report.” In *Proceedings. Technology of Object-Oriented Languages. TOOLS 26 (Cat. No. 98EX176)*, pp. 20-32. IEEE, 1998.
- [7] Bandyopadhyay, Shamik, F. Huining, H. Patel, and E. Lee. “A scratchpad memory allocation scheme for dataflow models.” *Published Aug 25 (2008):* 1-10.
- [8] Silpa, B. V. N., Anjul Patney, Tushar Krishna, Preeti Ranjan Panda, and G. S. Visweswaran. “Texture Filter Memory—a power-efficient and scalable texture memory architecture for mobile graphics processors.” In *2008 IEEE/ACM International Conference on Computer-Aided Design*, pp. 559-564. IEEE, 2008.
- [9] Clemons, Jason, Andrew Jones, Robert Perricone, Silvio Savarese, and Todd Austin. “EFFEX: an embedded processor for computer vision based feature extraction.” In *Proceedings of the 48th Design Automation Conference*, pp. 1020-1025. 2011.
- [10] Kim, Youngsok, Jae-Eon Jo, Hanhwi Jang, Minsoo Rhu, Hanjun Kim, and Jangwoo Kim. “GPUd: a fast and scalable multi-GPU architecture using cooperative projection and distribution.” In *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture*, pp. 574-586. 2017.
- [11] Yang, Xin, and Kwang-Ting Cheng. “Accelerating surf detector on mobile devices.” In *Proceedings of the 20th ACM international conference on Multimedia*, pp. 569-578. 2012.
- [12] Kim, Hyo-Eun, Jae-Sung Yoon, Kyu-Dong Hwang, Young-Jun Kim, Jun-Seok Park, and Lee-Sup Kim. “A reconfigurable heterogeneous multimedia processor for IC-stacking on Si-interposer.” *IEEE transactions on circuits and systems for video technology* 22, no. 4 (2011): 589-604.
- [13] Clemons, Jason Lavar. “Computer Architectures for Mobile Computer Vision Systems.” PhD diss., 2013.
- [14] Kang, Seok. “Texture processing method and unit.” U.S. Patent 10,134,173, issued November 20, 2018.
- [15] Dietrich, Benedikt. “Power Management for Closed-Source Interactive Games on Mobile Devices.” PhD diss., Technische Universität München, 2015.