Journal Press India^®

Author Details ( * ) denotes Corresponding author

In current scenario, the reversible logic design is attracting more interest due to its low power consumption. Reversible logic is very important in low-power circuit design. The important reversible gates used for reversible logic synthesis are Feynman Gate, Fredkin gate, toffoli gate, new gate and peres gate etc. Reversible Logic requires non-destruction of information. Therefore the number of inputs must be equal to the number of outputs. (If there were more outputs than inputs, the reverse direction wouldn't be reversible!). This paper presents a compact realization of quantum n-to-2n decoder circuit, where n is the number of input bits. The proposed design of the decoder circuit shows that it is composed of the quantum 2-to-4 decoder circuit. We present a decoder circuit using simple Feynman gate and tofolli gates. Designed circuit performs better than the existing ones, e.g., the proposed decoder circuit improves on the number of gates, delay, area and power. We simulated the circuit using cadence tool in both analog and digital.

Keywords

Quantum Gate; Delay; Quantum Feynman and Tofolli Gates; Garbage Inputs and Outputs.

1. C.H. Bennett, “Logical Reversibility of Computation”, IBM Journal of Research and Development, pp. 525-532 , November 1973.


2. R. Landauer, Irreversibility and Heat Generation in the Computational Process, IBM Journal of Research and Development, 5, pp. 183-191, 1961.


3. C.H. Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-23, 1998.


4. Enoch Hwang, Frank Vahid, Yu-Chin Hsu, “Functional Partitioning for Reduced Power”, Technical Report, CS- 98-03, 1998.


5. Yeong-Kang Lai; Yu-Fan Lai; Yin-Ruey Huang,” Low power reversible variable length decoder for MPEG-4 based on fast codeword detection and table partition”, Consumer Electronics (ISCE), 2011 IEEE 15th International Symposium, pp 631-634, August 2011.


6. Design and Analysis of a Novel Reversible Encoder/Decoder 2011 11th IEEE International Conference on Nanotechnology b Portland Marriott August 15-18, 2011, Portland, Oregon, USA


7. Design, Optimization and Synthesis of Efficient Reversible Logic Binary Decoder International Journal of Computer Applications (0975 – 8887) Volume 46– No.6, May 2012


8. S B Rashmi, H K Shreedhar, “Design of novel optimized reversible multiplier”, Journal of computing, Vol. 3, Issue 3, Mar, 2011.


9. Morrison, Matthew, Ranganathan, Nagarajan, “Design of a Moore Finite State Machine using a Novel Reversible Logic Gate, Decoder and Synchronous Up-Counter” IEEE NANO 2011 Conference, Portland Marriott Downtown, Portland, Oregon, USA, Aug, 2011.


10. Khan, M.H.A.” Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits”, 38th International Symposium on Multiple Valued Logic, ISMVL-2008.


11. T. Toffoli, “Reversible Computing”, Technical Memo MIT/LCS/TM-151, MIT Lab for Computer Science, 1980.


12. Sk Noor Mahammad, Siva Kumar Sastry Hari, Shyam Shroff and V Kamakoti, “Constructing online testable circuits using reversible logic”, VLSI-India.org, VSI pub, VDAT, 2006.