Journal Press India^®

Author Details ( * ) denotes Corresponding author

Recent advances in mobile computing and multimedia applications demand high - performance and low - power VLSI digital signal processing (DSP) systems. One of the most widely used operations in DSP is finite - impulse response (FIR) filtering. In the existing method FIR filter is designed using array multiplier, which is having higher delay and power dissipation. The proposed method presents a programmable digital finite impulse response (FIR) filter for high - performance applications. One of the most widely used operations in DSP is finite - impulse response (FIR) filtering. In the existing method FIR filter is designed using array multiplier, which is having higher delay and power dissipation. The proposed method presents a programmable digital finite impulse response (FIR) filter for high performance applications. The FIR filter performs the weighted summations of input sequences and is widely used in video convolution functions, signal preconditioning, and various communication applications. Recently, due to the high - performance requirement and increasing complexity of DSP and multimedia communication application. In this work, , FIR filter multipliers are extensively characterized with power simulations, providing a methodology for the perturbation of the coefficients of baseline filters at the algorithm level to trade-off reduced power consumption for filter quality. The proposed optimization technique does not require any hardware overhead and it enables the possibility of scaling the power consumption of the filter at runtime.

Keywords

Finite Impulse Response; Digital Signal Processing; Multiplier; VLSI

1. M Alioto. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Cham, Switzerland: Springer International, 2017.


2. D Blaauw et al. IoT design space challenges: Circuits and systems, Symp. VLSI Technol. (VLSI-Technol.), Dig. Tech. Papers, 6, 2014, 1–2.


3. D Rossi, I Loi, A Pullini, L Benini. Ultra-low-power digital architectures for the Internet of Things, in Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Cham, Switzerland: Springer International, 2017.


4. Y. Huan et al., A 101.4 GOPS/W reconfigurable and scalable controlcentric embedded processor for domain-specific applications, IEEE Trans. Circuits Syst. I, Reg. Papers, 63(12), 2016, 2245–2256.


5. D Rossi et al. 193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing, Proc. 19th IEEE Symp. Low-Power High-Speed Chips (COOL CHIPS), 4, 2016, 1–3.


6. F Conti, C Pilkington, A Marongiu, L Benini. He-P2012: Architectural heterogeneity exploration on a scalable many-core platform, in Proc. IEEE 25th Int. Conf. Appl.-Specific Syst., Archit. Process., 6, 2014, 114–120.


7. F Sheikh, M Miller, B Richards, D Markovi´c, B Nikoli´c. A 1–190MSample/s 8–64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication, Proc. IEEE Symp. VLSI Circuits (VLSIC), 6, 2010, 207–208.


8. R Hegde, NR Shanbhag. A voltage overscaled low-power digital filter IC,” IEEE J. Solid-State Circuits, 39(2), 2004, 388–391.


9. B Shim, SR Sridhara, NR Shanbhag. Reliable low-power digital signal processing via reduced precision redundancy, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 12(5), 2004, 497–510