Journal Press India^®

Author Details ( * ) denotes Corresponding author

The system proposed is an advanced solution for weather monitoring that uses AWS IoT to make its real time data easily accessible over a very wide range. The system deals with monitoring weather and climate changes like temperature, humidity, pressure, altitude using sensors and Raspberry pi as a controller. These sensors data will be stored in the AWS Dynamo DB. The data uploaded to the Cloud can easily be accessible from anywhere in the world. The data gathered in the Cloud can also be used for future references. The project even consists of a MQTT(Message Queuing Telemetry Transport Protocol) protocol that sends Messages/mails as an effective alert system to warn people about sudden and drastic weather changes. Due to the compact design and fewer moving parts this design requires less maintenance. The components in this project don’t consume much power. Compared to other devices that are available in the market the Smart weather monitoring system is cheaper and cost effective. This project can be of great use to weather stations, aviation and marine industries and even the agricultural industry.

Keywords

Internet of things; Raspberry pi; Sensors

1. S Goel, A Kumar, MA  Bayoumi.  Design of  robust,  energy-efficient  full  adders for deep-sub micrometer design using Hybrid-CMOS  logic  style,  IEEE  Trans.  Very Large ScaleInteger. (VLSI) Syst. 1412), 2006, 1309–1321, doi:10.1109/TVLSI.2006.887807.


2. G Heimskringla, P Lee. 16-bit clocked adiabatic logic (CAL) logarithmic signal processor, in: IEEE Transactions, University of Kent, 2012, 113–116, doi:10. 1109/MWSCAS.2012.6291970.


3. CO  Campos-Aguillón,  R  Celis-Cordova,  I K  Hänninen,  CS  Lent,  AO  Orlov,  GL Snider. A Mini-MIPS microprocessor for adiabatic computing, in: IEEE Trans- actions, USA, 2016, 1–7,doi:10.1109/ICRC.2016.77 38678.


4. L Reddi, V Vivekananda, Implementation of full adder with 18-transistors using   low power design, Int. J. Adv. Trends Eng. Sci. Technol. 3(2), 2018,  11– 14 ,doi:10.5121/ ijitcs.2012.2602.


5. K N Mishra, Efficient carry generation  technique  incorporating  energy  recov-  erring logic circuitry for low  power  VLSI,  in:  IEEE  Transactions, 2008,  332–335, doi:10.1109/ECCSC.2008.4611703.


6. S A Marina, S Pradeepa T, A Rajeswari, Analysis of full adder using adiabatic  charge recovery logic, in: International Conference on Circuit, Power and Com- puting Technologies, 16, 2016, doi: 10. 1109 /ICCPCT. 2016.75 30184.


7. M Shoba, R Nakkeeran, GDI based full adders for energy efficient arithmetic applications, Eng. Sci. Technol. Int. J. 2016,  485–496 India, doi:10.1016/j.jestch. 2015.09.006.


8. S A Rahma, G Khanna, Performance metrics analysisof 4 bit array multiplier circuit using 2 pascl logic, in: IEEE Transactions, India, 2014, 1–5, doi:10.1109/icgccee.2014.6922276


9. H Ni, X Sheng, J Hu, Voltage scaling for adiabatic register file based on comple- mentary pass transistor adiabatic logic, in:  Future  Inteligent  Information  Sys-  tems, Chinna, 2011, 39–46,doi:10.1007/978- 3- 642-19702- 2_6.


10. D Chaudhuri, A Nag, S Bose, Low power full adder circuit implemented in differentlogic, Int. J. Innovative Res. Sci. Eng. Technol. 2014,124–129.


11. N Anuar, Y Takahashi, T Sekine. Two phase clocked adiabatic static CMOS logic and its logic family, J. Semiconductor Technol. Sci. 10 (3), 2010, 1–10.


12. T Jones. The title of the paper, IET Syst. Biol., 1(2), 2007, 1–7, doi:10.1007/978-981-10- 5828-53Smith.