Journal Press India®

Multi Carrier PWM and Selective Harmonic Elimination Technique for Cascade Multilevel Inverter

https://doi.org/10.51976/jfsa.412104

Author Details ( * ) denotes Corresponding author

1. * Anurag Kumar, Assistant Professor, Department of Computer Science & Engineering, I.E.T, Bundelkhand University, Jhansi, Uttar Pradesh, India (anuragkumarrediff@gmail.com)
2. Utkarsh Singh, Design Engineer, Maxbros Venture India Pvt Ltd., India (utkarsh.vns1122@gmail.com)

This paper presented the multi carrier pulse width modulation (MCPWM) and selective harmonic elimination (SHE) method for lowering the overall harmonic distortion in the output voltage of a cascade multilevel inverter (CMI). It was discovered that multi carrier pulse width modulation is a more effective technique for removing harmonics than the more common selective harmonic removal approach. The MCPWM and SHE approaches, as well as an FFT-based result derived from simulations of nine-level cascade multilevel inverters, are compared with one another in terms of Total Harmonic Distortion in order to validate the validity of the former. A result that was derived from simulations of a nine-level cascade multilevel inverter.

Keywords

Cascade multilevel inverter (CMI); Multi Carrier Pulse Width Modulation (MCPWM); Selective Harmonic Elimination (SHE) Technique; Total Harmonic Distortion (THD)

  1. Ghias, A.M.Y.M.; Pou, J.; Ciobotaru, M.; Agelidis, V.G.,“Voltage Balancing Strategy for a Five-Level Flying Capacitor Converter Using Phase Disposition PWM with Sawtooth-Shaped Carriers,” in IECON 38th Annual Conference on IEEE Industrial Electronics Society, 25-28 Oct 2012.vol., no.,  pp. 5013–5019.
  2. M. Malinowski, S. Member, K. Gopakumar, S. Member, J. Rodriguez, S. Member, and M. A. Pérez, “A Survey on Cascaded Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2197–2206, July 2010.
  3. J. Rodríguez, S. Member, J. Lai, and S. Member, “Multilevel Inverters : A Survey of Topologies , Controls , and Applications,” IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 724–738, Aug 2002.
  4. J. Lai, S. Member, and F. Z. Peng, “Multilevel Converters-A New Breed of Power Converters,” IEEE Trans. Ind. Appl. vol. 32, no. 3, pp. 509–517, May/June 1996.
  5. N. Celanovic and D. Boroyevic, “A fast space vector modulation algorithm for multilevel three-phase converters,” in Conf. Rec. IEEE-IAS Annu. Meeting, Phoenix, AZ, Oct. 1999, pp. 1173–1177.
  6. H. Sepahvand, S. Member, J. Liao, M. Ferdowsi, K. A. Corzine, and S. Member, “Capacitor Voltage Regulation in Single-DC-Source Cascaded H-Bridge Multilevel Converters Using Phase-Shift Modulation,” IEEE Trans. Ind. Electron. vol. 60, no. 9, pp. 3619–3626,  Sep 2013.
  7. C. Townsend, T. J. Summers, and R. E. Betz, “Comparison of Modulation Strategies for a Cascaded H-bridge StatCom - Part 1 : Theoretical Background,” in IECON 36th Annual Conference on IEEE Industrial Electronics Society 7-10 Nov. 2010, vol.,no.,pp. 2019–2024.
  8. B. P. Mcgrath, S. Member, and D. G. Holmes, “Multicarrier PWM Strategies for Multilevel Inverters,” IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 858–867, Aug 2002.
  9. D. G. Holmes and B. P. Mcgrath, “Opportunities for Harmonic Cancellation with Carrier-Based PWM for Two-Level and Multilevel Cascaded Inverters,” IEEE Trans. Ind. Appl.  vol. 37, no. 2, pp. 574–582, March/April 2001.
  10. X. Zhang, S. Member, and J. W. Spencer, “Study of Multisampled Multilevel Inverters to Improve Control Performance,” IEEE Trans. Power Electron. vol. 27, no. 11, pp. 4409–4416, Nov 2012.
  11. G. Waltrich, S. Member, I. Barbi, and S. Member, “Three-Phase Cascaded Multilevel Inverter Using Power Cells With Two Inverter Legs in Series,” IEEE Trans. Ind. Electron. vol. 57, no. 8, pp. 2605–2612, Aug 2010.
  12. J. Napoles, J. I. Leon, L. G. Franquelo, R. Portillo and M. A. Aguirre, “Selective harmonic mitigation technique for multilevel cascaded H-bridge converters,” in Proc. IECON 2009, 2009, pp. 806–811.
  13. J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo and M. A. Aguirre, “Selective harmonic mitigation technique for high power converters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2315–2323, 2010.
  14. M. S. A. Dahidah, S. M. Ieee, G. Konstantinou, M. Ieee, V. G. Agelidis, and S. M. Ieee, “A Review of Multilevel Selective Harmonic Elimination PWM : Formulations , Solving Algorithms , Implementation and Applications,” IEEE Trans. Power Electron. vol. 8993, no. c, pp. 1–16, 2014.
Abstract Views: 3
PDF Views: 152

Related Articles
Dynamical Behaviour of CMI based STATCOM
Dr. Abhay Agrawal, Dr. Sanjay Soni
Topology Using Cascade Multilevel Inverters with Minimal Switches
Mr. Chandra Shekher Giri, Mr. Utkarsh Singh

By continuing to use this website, you consent to the use of cookies in accordance with our Cookie Policy.